UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/667,152	09/16/2003	Andrew Lines	FULCP006	8727
	7590 02/05/200 Villeneuve & Sampson	EXAMINER		
P.O. BOX 70250			LI, AIMEE J	
OAKLAND, C	OAKLAND, CA 94612-0250		ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			02/05/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)
	10/667,152	LINES ET AL.
Office Action Summary	Examiner	Art Unit
	AIMEE J. LI	2183
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR REPUBLICHEVER IS LONGER, FROM THE MAILING IF Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory perior. Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATIO .136(a). In no event, however, may a reply be tid d will apply and will expire SIX (6) MONTHS fron the, cause the application to become ABANDONI	N. mely filed n the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
Responsive to communication(s) filed on <u>05</u> . 2a) This action is FINAL . 2b) The 3) Since this application is in condition for allow closed in accordance with the practice under	is action is non-final. ance except for formal matters, pr	
Disposition of Claims		
4) Claim(s) 1-22,27-44 and 49 is/are pending in 4a) Of the above claim(s) is/are withdress 5) Claim(s) is/are allowed. 6) Claim(s) 1-22,27-44 and 49 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/ Application Papers	awn from consideration. /or election requirement.	
 9) The specification is objected to by the Examir 10) The drawing(s) filed on 13 September 2003 is Applicant may not request that any objection to the Replacement drawing sheet(s) including the corre 11) The oath or declaration is objected to by the Examiration 	s/are: a)⊠ accepted or b)⊡ object e drawing(s) be held in abeyance. Se ction is required if the drawing(s) is ob	ee 37 CFR 1.85(a). Djected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents. 2. Certified copies of the priority documents. 3. Copies of the certified copies of the priority application from the International Bure. * See the attached detailed Office action for a list. 	nts have been received. nts have been received in Applicat ority documents have been receiv au (PCT Rule 17.2(a)).	tion No red in this National Stage
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summar Paper No(s)/Mail D 5) Notice of Informal 6) Other:	oate

Art Unit: 2183

DETAILED ACTION

1. Claims 1-22, 27-44, and 49 have been considered.

2. In view of the Appeal Brief filed on 05 November 2008, PROSECUTION IS HEREBY REOPENED. The rejection is set forth below.

- 3. To avoid abandonment of the application, appellant must exercise one of the following two options:
- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
- (2) initiate a new appeal by filing a notice of appeal under 37 CFR 41.31 followed by an appeal brief under 37 CFR 41.37. The previously paid notice of appeal fee and appeal brief fee can be applied to the new appeal. If, however, the appeal fees set forth in 37 CFR 41.20 have been increased since they were previously paid, then appellant must pay the difference between the increased fees and the amount previously paid.
- 4. A Supervisory Patent Examiner (SPE) has approved of reopening prosecution by signing below.

Claim Rejections - 35 USC § 101

5. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

6. Claims 1-21, 27-43, and 49 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. The specification recites in paragraph 0050 "...the circuits and systems described herein may be represented (without limitation) in software...in a simulation language, in a hardware description language...". This means that the

Art Unit: 2183

invention could be software per se, which is non-statutory subject matter, since the circuits and systems can be implemented purely in software.

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claims 1-14, 20, 22, 27-32, 34-35, 37-42, 44, and 49 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vegesna et al., U.S. Patent Number 5,488,729 (herein referred to as Vegesna) in view of Chu, U.S. Patent Number 5,920,899 (herein referred to as Chu).
- 9. Referring to claims 1, 22, and 27, taking claim 1 as exemplary, Vegesna has taught a circuit for processing units of data having a program order associated therewith (Vegesna column 8, lines 17-26), the circuit comprising
 - a. An N-way-issue resource comprising N parallel pipelines (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 27-37; column 12, line 55 to column 13, line 15; Figure 13; column 15, lines 11-23; Figure 15; column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; and Figure 24),
 - b. Each pipeline being operable to transmit a subset of the units of data in a first-in first-out manner (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 17-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23; and Figure 15),
 - c. Wherein the data units are issued to the respective pipelines such that up to N data

Art Unit: 2183

units enter the N pipelines (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 17-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23 and 43-54; and Figure 15); and

- d. Wherein the circuit is operable to sequentially control transmission of the units of data in the pipelines such that the program order is maintained (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 17-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23 and 43-54; and Figure 15).
- 10. Vegesna has not taught the circuit is an asynchronous circuit,
 - a. The asynchronous circuit being configured to employ asynchronous flow control to facilitate transmission of the data units,
 - b. The asynchronous flow control being characterized by an average cycle time,
 - c. Wherein the data units are issued to the respective pipelines staggered in time during the average cycle time.
- 11. Chu has taught the circuit is an asynchronous circuit,
 - a. The asynchronous circuit being configured to employ asynchronous flow control to facilitate transmission of the data units (Chu column 3, line 13 to column 4, line 20; column 3, lines 40-47; column 4, lines 50-60; column 5, line 60 to column 6, line 32; column 9, lines 26-46; Figure 1; Figure 7; Figure 8; and Figure 15),
 - b. The asynchronous flow control being characterized by an average cycle time (Chu column 3, line 13 to column 4, line 20; column 3, lines 40-47; column 4, lines 50-

Art Unit: 2183

60; column 5, line 60 to column 6, line 32; column 9, lines 26-46; Figure 1; Figure 7; Figure 8; and Figure 15 – In regards to Chu, as the timing diagram shows, the pipeline handles data over an average cycle length, T_{CYCLE}.),

- c. Wherein the data units are issued to the respective pipelines staggered in time during the average cycle time (Chu column 3, line 13 to column 4, line 20; column 3, lines 40-47; column 4, lines 50-60; column 5, line 60 to column 6, line 32; column 9, lines 26-46; Figure 1; Figure 7; Figure 8; and Figure 15 In regards to Chu, the asynchronous pipeline taught fetches an instruction and data when the first stage is ready.).
- 12. A person of ordinary skill in the art at the time the invention was made, and as taught by Chu, would have recognized that asynchronous pipelines increases overall throughput of the system, moves data through the pipeline faster, and minimizes the amount of time a source waits before writing to the pipeline (Chu column 3, line 65 to column 4, line 6). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the asynchronous pipelines of Chu in the device of Vegesna to increase throughput, move data in the pipeline faster, and minimize data wait times.
- 13. Claims 22 and 27 are substantially similar to claim 1 and rejection for the same reasons above. The only differences being that claim 22 is a computer-readable medium having data structures stored therein representative of claim 1 and claim 27 is a set of semiconductor processing masks.
- 14. Referring to claim 2, Vegesna in view of Chu has taught wherein the circuit comprises a processor (Vegesna column 1, lines 13-36) and wherein the N-way-issue resource comprises an

Art Unit: 2183

instruction pipeline (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 27-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23; Figure 15; column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; and Figure 24).

- 15. Referring to claim 3, Vegesna in view of Chu has taught wherein N comprises an integer greater than 1 (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 27-37; column 12, line 55 to column 13, line 15; Figure 13; column 15, lines 11-23; Figure 15; column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; and Figure 24).
- 16. Referring to claim 4, Vegesna in view of Chu has taught an M-way-issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24), and interface circuitry operable to facilitate communication between the N-way-issue resource and the M-way-issue resource (Vegesna column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 17. Referring to claim 5, Vegesna in view of Chu has taught wherein M is fewer than N (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 18. Referring to claim 6, Vegesna in view of Chu has taught wherein M is 1 and N is 2 (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 19. Referring to claim 7, Vegesna in view of Chu has taught wherein M is greater than N (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).

Art Unit: 2183

20. Referring to claim 8, Vegesna in view of Chu has taught wherein M is 4 and N is 2 (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49;

Page 7

column 27, line 33 to column 29, line 5; and Figure 24).

- 21. Referring to claim 9, Vegesna in view of Chu has taught wherein the interface circuitry is operable to facilitate transmission of selected ones of the data units from the N-way-issue resource to the M-way issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 22. Referring to claim 10, Vegesna in view of Chu has taught wherein the interface circuitry is operable to facilitate transmission of selected ones of the data units from the M-way-issue resource to the N-way issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 23. Referring to claim 11, Vegesna in view of Chu has taught wherein the interface circuitry is operable to facilitate transmission of first selected ones of the data units from the N-way-issue resource to the M way-issue resource, and second selected ones of the data units from the M-way-issue resource to the N-way-issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 24. Referring to claim 12, Vegesna in view of Chu has taught wherein there is a one-to-one correspondence between the first and second selected data units (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).

Art Unit: 2183

- 25. Referring to claim 13, Vegesna in view of Chu has taught wherein there is not a one-to-one correspondence between the first and second selected data units (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 26. Referring to claim 14, Vegesna in view of Chu has taught wherein the asynchronous circuit comprises a processor and wherein each of the N-way-issue resource and the M-way-issue resource comprises one of an instruction dispatcher, a register file, an instruction cache, a branch predictor, an instruction fetch circuit, a writeback circuit, an instruction decoding circuit, an execution pipeline, and branch circuitry (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 27. Referring to claim 20, Vegesna in view of Chu has taught wherein each pipeline comprises a plurality of stages, corresponding stages in each pipeline being interconnected in a state loop operable to communicate state information among the pipeline stages (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 27-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23; Figure 15; column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; and Figure 24).
- 28. Referring to claims 28, 44, and 49, Vegesna has taught a heterogeneous system for processing units of data having a program order associated therewith (Vegesna column 8, lines 17-26), the system comprising
 - a. An N-way issue resource and at least one multiple-issue resource having an order different from N (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure

Art Unit: 2183

24),

b. The N-way issue resource being configured such that the units of data are issued to N parallel pipelines such that up to N data units enter the N pipelines (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 17-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23 and 43-54; and Figure 15); and

Page 9

c. The system further comprising interface circuitry operable to facilitate communication between the N-way-issue resource and the at least one multiple-issue resource (Vegesna column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24) and to preserve the program order in all of the resources (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 17-37; column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; Figure 14(b); column 15, lines 11-23 and 43-54; and Figure 15).

29. Vegesna has not taught

- a. Asynchronous flow control to facilitate transmission of the data units,
- b. The asynchronous flow control being characterized by an average cycle time,
- c. Wherein the data units are issued to the respective pipelines staggered in time during the average cycle time.

30. Chu has taught

a. Asynchronous flow control to facilitate transmission of the data units (Chu column 3, line 13 to column 4, line 20; column 3, lines 40-47; column 4, lines 50-

Art Unit: 2183

60; column 5, line 60 to column 6, line 32; column 9, lines 26-46; Figure 1; Figure 7; Figure 8; and Figure 15),

- b. The asynchronous flow control being characterized by an average cycle time (Chu column 3, line 13 to column 4, line 20; column 3, lines 40-47; column 4, lines 50-60; column 5, line 60 to column 6, line 32; column 9, lines 26-46; Figure 1; Figure 7; Figure 8; and Figure 15 In regards to Chu, as the timing diagram shows, the pipeline handles data over an average cycle length, T_{CYCLE}.),
- c. Wherein the data units are issued to the respective pipelines staggered in time during the average cycle time (Chu column 3, line 13 to column 4, line 20; column 3, lines 40-47; column 4, lines 50-60; column 5, line 60 to column 6, line 32; column 9, lines 26-46; Figure 1; Figure 7; Figure 8; and Figure 15 In regards to Chu, the asynchronous pipeline taught fetches an instruction and data when the first stage is ready.).
- 31. A person of ordinary skill in the art at the time the invention was made, and as taught by Chu, would have recognized that asynchronous pipelines increases overall throughput of the system, moves data through the pipeline faster, and minimizes the amount of time a source waits before writing to the pipeline (Chu column 3, line 65 to column 4, line 6). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the asynchronous pipelines of Chu in the device of Vegesna to increase throughput, move data in the pipeline faster, and minimize data wait times.
- 32. Claims 44 and 49 are substantially similar to claim 28 and rejection for the same reasons above. The only differences being that claim 44 is a computer-readable medium having data

Art Unit: 2183

structures stored therein representative of claim 28 and claim 49 is a set of semiconductor processing masks.

- 33. Referring to claim 29, Vegesna in view of Chu has taught wherein the at least one multiple-issue resource comprises a plurality of multiple-issue resources having different orders (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 34. Referring to claim 30, Vegesna in view of Chu has taught wherein the interface circuitry comprises a dispatch circuit operable to route the data units received from the N-way issue resource on a first number of input channels to designated ones of a second number of output channels associated with the at least one multiple-issue resource in a deterministic manner thereby preserving a partial ordering for each output channel defined by the program order (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 35. Referring to claim 31, Vegesna in view of Chu has taught wherein the N-way issue resource comprises first and second pipelines (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 27-37; column 12, line 55 to column 13, line 15; Figure 13; column 15, lines 11-23; Figure 15; column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; and Figure 24), and the interface circuitry comprises a dual filter comprising a dual-issue input datapath corresponding to the first and second pipelines, a single-issue output datapath, and a control channel, the dual filter being operable to selectively transmit data tokens on the input datapath to the output datapath according to control information on the control channel (Vegesna

column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).

- 36. Referring to claim 32, Vegesna in view of Chu has taught wherein the interface circuitry comprises remapping circuitry operable to route the data units received from the at least one multiple-issue resource on a first number of input channels to designated ones of a second number of output channels associated with the N-way issue resource in a manner which preserves the program order (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 37. Referring to claim 34, Vegesna in view of Chu has taught wherein the at least one multiple-issue resource comprises an M-way issue resource where M is an integer multiple of N (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24), and wherein the interface circuitry comprises a plurality of split circuits which operate alternately to transmit the data units from the N-way issue resource to the M-way issue resource, and a plurality of merge circuits which operate alternately to transmit the data units from the M-way issue resource to the N-way issue resource (Vegesna column 31, line 58 to column 33, line 35; Figure 19; Figure 27; and Figure 28).
- 38. Referring to claim 35, Vegesna in view of Chu has taught wherein the at least one multiple-issue resource comprises an M-way issue resource where M is less than N (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24), and wherein the interface circuitry comprises at least one optional assign circuit which is operable to receive the data units from both of the N-way

Art Unit: 2183

issue resource and M-way issue resource and to selectively transmit the received data units back into the N-way issue resource, thereby mitigating effects of a difference in throughput between the N-way issue resource and the M-way issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).

- 39. Referring to claim 37, Vegesna in view of Chu has taught wherein the at least one optional assign comprises first and second input datapaths, an output datapath, and a control input, the at least one optional assign being operable to transmit a first data token on the first input datapath to the output datapath when the control input is in a first state, the at least one optional assign further being operable to discard the first data token and to transmit a second data token on the second input datapath to the output datapath when the control input is in a second state (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 40. Referring to claim 38, Vegesna in view of Chu has taught wherein the at least one optional assign further being operable to discard the second data token and to transmit the first data token to the output datapath when the control input is in a third state (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 41. Referring to claim 39, Vegesna in view of Chu has taught wherein the interface circuitry comprises a dual repeat circuit comprising a single-issue data input channel, a dual-issue data output channel, and a control channel, the dual repeat circuit being operable in response to control information on the control channel to transmit a first data token on the input channel to

Art Unit: 2183

the output channel and to maintain the first data token on the input channel for future use, the dual repeat circuit also being operable in response to the control information to transmit a second data token on the input channel to the output channel and to discard the second data token so that the input channel can receive subsequent data token (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).

- Referring to claim 40, Vegesna in view of Chu has taught wherein the N-way issue resource has N pipelines associated therewith, and wherein the at least one multiple-issue resource has P pipelines associated therewith, and wherein N may be any of fewer than P, equal to P, or greater than P (Vegesna column 7, lines 13-28; Figure 2; column 8, lines 27-37; column 12, line 55 to column 13, line 15; Figure 13; column 15, lines 11-23; Figure 15; column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; and Figure 24).
- 43. Referring to claim 41, Vegesna in view of Chu has taught wherein there is a one-to-one correspondence between the data units in the N-way issue resource and the data units in the at least one multiple-issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 44. Referring to claim 42, Vegesna in view of Chu has taught wherein, at any given time, more of the data units are in the N-way issue resource than the at least one multiple-issue resource (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- 45. Claims 15-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vegesna et al., U.S. Patent Number 5,488,729 (herein referred to as Vegesna) in view of Chu, U.S. Patent

Art Unit: 2183

Number 5,920,899 (herein referred to as Chu), as applied to claims 1 and 4 above, and in further view of Hinton et al., U.S. Patent Number 5,428,811 (herein referred to as Hinton). Vegesna in view of Chu has not taught

- a. Wherein the interface circuitry is operable to identify selected ones of the data units in a higher order one of the resources for transmission to a lower order one of the resources (Applicant's claim 15).
- b. Wherein the interface circuitry is operable to transmit selected ones of the data units generated by a lower order issue one of the resources to a higher order issue one of the resources in such a way as to facilitate preservation of the program order (Applicant's claim 16).
- c. Wherein each pipeline is operable to transmit the units of data in accordance with an asynchronous handshake protocol (Applicant's claim 17).
- d. Wherein the asynchronous handshake protocol between a sender and a receiver in each of the pipelines comprises (Applicant's claim 18):
 - i. The sender sets a data signal valid when an enable signal from the receiver goes high (Applicant's claim 18);
 - ii. The receiver lowers the enable signal upon receiving the valid data signal (Applicant's claim 18);
 - iii. The sender sets the data signal neutral upon receiving the low enable signal (Applicant's claim 18); and
 - iv. The receiver raises the enable signal upon receiving the neutral data signal (Applicant's claim 19).

Art Unit: 2183

e. Wherein the handshake protocol is delay-insensitive (Applicant's claim 19).

- 46. However, Vegesna in view of Chu has taught a multi-functional unit approach, dividing the functional units according to the number of cycles needed to complete an operation (Vegesna column 12, line 55 to column 13, line 15; Figure 13; column 14, lines 53-61; column 15, lines 11-22; and Figure 15). Hinton has taught a multi-functional unit, dividing the functional units according to the number of cycles needed to complete an operation (Hinton column 4, lines 15-29)
 - a. Wherein the interface circuitry is operable to identify selected ones of the data units in a higher order one of the resources for transmission to a lower order one of the resources (Applicant's claim 15) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3).
 - b. Wherein the interface circuitry is operable to transmit selected ones of the data units generated by a lower order issue one of the resources to a higher order issue one of the resources in such a way as to facilitate preservation of the program order (Applicant's claim 16) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3).
 - c. Wherein each pipeline is operable to transmit the units of data in accordance with an asynchronous handshake protocol (Applicant's claim 17) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3).

Art Unit: 2183

d. Wherein the asynchronous handshake protocol between a sender and a receiver in each of the pipelines comprises (Applicant's claim 18):

- v. The sender sets a data signal valid when an enable signal from the receiver goes high (Applicant's claim 18) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3);
- vi. The receiver lowers the enable signal upon receiving the valid data signal (Applicant's claim 18) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3);
- vii. The sender sets the data signal neutral upon receiving the low enable signal (Applicant's claim 18) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3); and
- viii. The receiver raises the enable signal upon receiving the neutral data signal (Applicant's claim 19) (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3).
- e. Wherein the handshake protocol is delay-insensitive (Applicant's claim 19)

 (Hinton Abstract; column 4, lines 8-29; column 5, line 21 to column 6, line 64; column 7, lines 33-54; column 8, line 55 to column 10, line 28; Figure 1; and Figure 3).

Art Unit: 2183

- 47. A person of ordinary skill in the art at the time the invention was made would have recognized that the protocol of Hinton ensures that all data and register space necessary for an instruction to be executed and completed is available, thereby ensuring that an instruction can properly execute prior to issuing the instruction to the execution units. Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the handshake protocol of Hinton in the device of Vegesna in view of Chu to ensure an instruction can properly be executed before issuing the instruction to the execution units.
- 48. Claims 21 and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vegesna et al., U.S. Patent Number 5,488,729 (herein referred to as Vegesna) in view of Chu, U.S. Patent Number 5,920,899 (herein referred to as Chu), as applied to claim 1 above, and in further view of Ahlgren et al.'s "SiGe Comes of Age in the Semiconductor Industry" ©08 July 2002 (herein referred to as Ahlgren). Vegesna in view of Chu has not taught wherein the asynchronous circuit or the system comprises any of a CMOS integrated circuit, a GaAs integrated circuit, and a SiGe integrated circuit. Ahlgren has taught the circuit or the system comprises any of a CMOS integrated circuit, a GaAs integrated circuit, and a SiGe integrated circuit (Ahlgren page 1, "Technology Overview"). A person of ordinary skill in the art at the time the invention was made, and as recognized by Ahlgren, would have recognized CMOS circuits more efficiently use power, GaAs circuits improves performance by boosting switching speed, and SiGe circuits provides a performance boost as well. Therefore it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the CMOS, GaAs, and SiGe circuits of Ahlgren for power consumption efficiency and performance boosts.

Art Unit: 2183

49. Claims 33 and 36 are rejected under 35 U.S.C. 103(a) as being unpatentable over

Vegesna et al., U.S. Patent Number 5,488,729 (herein referred to as Vegesna) in view of Chu,

Page 19

U.S. Patent Number 5,920,899 (herein referred to as Chu), as applied to claim 35 above, and in

further view of Murase et al., U.S. Patent Number 5,832,303 (herein referred to as Murase).

Vegesna in view of Chu has taught

- a. Wherein the remapping circuitry comprises a circuit which is controlled by routing information generated when the data units are transmitted from the N-way issue resource to the at least one multiple-issue resource (Applicant's claim 33) (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- b. Wherein the interface circuitry further comprises a circuit by which the data units are transmitted from the M-way issue resource to the at least one optional assign circuit (Applicant's claim 36) (Vegesna column 19, lines 58-62; Figure 18; column 23, lines 8-42; column 26, lines 3-49; column 27, line 33 to column 29, line 5; and Figure 24).
- Vegesna in view of Chu has not taught the circuit is a crossbar circuit. Murase has taught a crossbar circuit (Murase column 1, lines 50-61; column 2, lines 29-45; column 2, line 66 to column 3, line 18; Figure 1; column 6, lines 20-51; and Figure 5). A person of ordinary skill in the art at the time the invention was made, and as taught by Murase, would have recognized that the crossbar switch reduces the number of signal lines while performing at higher speeds (Murase column 1, lines 50-54). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the crossbar of Murase in the

Art Unit: 2183

device of Vegesna in view of Chu to perform high-speed interconnection switches while reducing the number of signal lines.

Response to Arguments

- 51. The Examiner notes that prosecution was re-opened to introduce the rejections under 35 U.S.C. §101. The rejections under 35 U.S.C. §103(a) are maintained.
- 52. Applicant's arguments filed 05 November 2008 have been fully considered but they are not persuasive. Applicants' argue in essence on pages 5-8
 - "...the combination of Vegesna and Chu is unsupportable...the present application explicitly recites that 'data units are issued to the respective pipelines staggered in time such that up to N data units enter the N pipelines during the average cycle time.' This limitation is neither taught nor suggested by the cited references either alone, or in combination with each other.

. . .

At most, the combination of Vegesna and Chu suggests the idea that one could implement multiple parallel asynchronous pipelines...there is absolutely no teaching or suggestion in either of the references as to show such a system might be accomplished. There is certainly nothing to teach or suggest a circuit in which 'data units are issued to the respective pipelines staggered in time such that up to N data units enter the N pipelines during the average cycle time."

53. This has not been found persuasive. Applicants' arguments focus upon the specifics taught in Vegesna and Chu and appear to be using these as reasons why the references essentially teach away from each other. However, there is nothing in Vegesna indicating that the pipelines

Page 21

Art Unit: 2183

within Vegesna cannot be asynchronous pipelines, i.e. they access data at different times. Applicants' arguments focus on the fact that Vegesna's invention permits the simultaneous issue and execution of multiple instructions (Vegesna column 1, lines 16-18) and suggest that, because Vegesna is capable of issuing and executing instructions simultaneously, there is some type of inter-relationship between the pipelines, a type of synchronicity or dependence. However, Vegesna clearly teaches in column 15, lines 11-13 that the pipelines in Vegesna can be independent pipelines, i.e. not rely upon one another to function properly. Vegesna further teaches in column 23, lines 8-42 an instruction scheduler that checks for dependencies, resource availability, etc. to determine which of up to three instructions can be issued next. However, simply because Vegesna has taught a system can schedule instructions to be issued and executed simultaneously, it does not mean that the pipelines cannot be asynchronous. In fact, Vegesna has taught that the pipelines can be of varying cycle lengths (Vegesna column 12, line 66 to column 13, line 15). Chu has taught a pipeline can be asynchronous and that an asynchronous pipeline increases throughput and moves data through the pipeline faster. Chu has specifically taught that an asynchronous pipeline receives instructions and data when the first stage is ready. There is nothing in Chu stating that the asynchronous pipeline cannot be used in a multiple pipeline system. As such, without specific evidence or statement to the contrary, Vegesna and Chu are compatible.

Conclusion

54. Any inquiry concerning this communication or earlier communications from the examiner should be directed to AIMEE J. LI whose telephone number is (571)272-4169. The examiner can normally be reached on M-T 7:00am-4:30pm.

Art Unit: 2183

56.

55. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Application Information Retrieval (PAIR) system. Status information for published applications

Information regarding the status of an application may be obtained from the Patent

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Eddie P Chan/

/Aimee J Li/

Supervisory Patent Examiner, Art Unit 2183

Primary Examiner, Art Unit 2183

1 February 2009